Regviz

Renesas Electronics /R7FA6M3AH /EPTPC0 /FMAC0RL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FMAC0RL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Renesas Electronics/R7FA6M3AH/EPTPC0/FMAC0RL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FMACRL

Description

Frame Reception Filter MAC Address 0 Setting Registers

Fields

FMACRL

These bits hold the setting for the lower-order 24 bits of the destination MAC address for received multicast frames.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data